

Code No. 15070MBL

FACULTY OF ENGINEERING

BE IV-Semester (ECE) (AICTE) (Main & Backlog) Examination, October 2021

Subject: Computer Organization & Architecture

Max marks: 70

Time: 2 Hours

Missing data, if any, may be suitably assumed

PART - A

(5x2=10 Marks)

Note: Answer any five questions

1. Show the hardware for Data Path Split.
2. Draw IEEE 754 standard of binary floating point representation.
3. What is direct and indirect address instructions?
4. What is static program register file?
5. Distinguish between RISC & CISC processors.
6. What is the view of MC and DR registers?
7. Compare and contrast between synchronous and asynchronous communication.
8. Explain the need for an I/O interface.
9. Distinguish between SRAM and Associative memory.
10. Explain the write data path and data path within a cache memory.

PART - B

(1x15=15 Marks)

Note: Answer any four questions.

1. (a) Draw the Bus Data Path of a system architecture and describe the hardware required for it.
(b) Differentiate between Restorable and Non-Restorable interrupt algorithm.
2. (a) Explain the common bus system in computers with a neat diagram.
(b) Explain various types of interrupt and their priority.
3. (a) Explain priority problem in interrupts with a resolving technique.
(b) What is the busy waiting and its effect on system performance and data transfer. Under which condition will it be an interrupt?
4. (a) Explain the operation of binary rotating method of priority interrupt.
(b) What are the events and conditions of programmed I/O data transfer?
5. (a) Explain the operation of polling in detail.
(b) Explain the virtual memory in detail.
6. (a) Describe in detail about IOP organization.
(b) Explain the instruction cycle with a flow chart.
7. (a) Explain the design of cache unit. How to decide the cache operation policy? Explain the process.
(b) Explain Vector processing in detail.